transparent gif

 

Ej inloggad.

Göteborgs universitets publikationer

Circuit level, static power, and logic level power analyses

Författare och institution:
Salar Alipour (Institutionen för data- och informationsteknik, Datorteknik (Chalmers), Chalmers); Babak Hidaji (Institutionen för data- och informationsteknik, Datorteknik (Chalmers), Chalmers); Amir Sabbagh Pour (Institutionen för data- och informationsteknik (GU))
Publicerad i:
2010 IEEE International Conference on Electro/Information Technology, EIT2010, Normal, IL, United States, 20-22 May 2010,
ISBN:
978-1-4244-6873-7
ISSN:
2154-0357
Publikationstyp:
Konferensbidrag, refereegranskat
Publiceringsår:
2010
Språk:
engelska
Fulltextlänk:
Sammanfattning (abstract):
Analyzing power consumption is a major factor in CMOS electronic design procedure. Power estimation approaches are more complicated than area and delay estimation since they depend on several factors such as signal transitions, clock frequency, CMOS technology, circuit's design and etc. This article describes different components of power dissipation in CMOS circuits such as Short Circuit, Static and Dynamic power, as a background to ease the way of further discussion on estimation methods. The major concept of the paper presents some power estimation methods at circuit and logic level and also static power analyses. Two main logic level estimation methods, Simulation-Based and probabilistic techniques are briefly described. The paper is finalized by comparison of the result of different power estimation method on an ALU circuit.
Ämne (baseras på Högskoleverkets indelning av forskningsämnen):
NATURVETENSKAP ->
Data- och informationsvetenskap
Postens nummer:
216319
Posten skapad:
2015-05-04 14:03
Posten ändrad:
2016-07-07 09:03

Visa i Endnote-format

Göteborgs universitet • Tel. 031-786 0000
© Göteborgs universitet 2007